Power MOSFET

30 V, 7.8 A, μCool [™] Single N–Channel, 2x2 mm WDFN Package

Features

- WDFN Package Provides Exposed Drain Pad for Excellent Thermal Conduction
- 2x2 mm Footprint Same as SC–88
- Lowest R_{DS(on)} in 2x2 mm Package
- 1.8 V R_{DS(on)} Rating for Operation at Low Voltage Logic Level Gate Drive
- Low Profile (< 0.8 mm) for Easy Fit in Thin Environments
- This is a Pb–Free Device

Applications

- DC–DC Conversion
- Boost Circuits for LED Backlights
- Optimized for Battery and Load Management Applications in Portable Equipment such as, Cell Phones, PDA's, Media Players, etc.
- Low Side Load Switch

MAXIMUM RATINGS (T_J = 25° C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V _{DSS}	30	V
Gate-to-Source Voltage			V _{GS}	±8.0	V
Continuous Drain Current (Note 1)	Steady State	T _A = 25°C	I _D	6.0	Α
		$T_A = 85^{\circ}C$		4.4	
	t ≤ 5 s	$T_A = 25^{\circ}C$		7.8	
Power Dissipation (Note 1)	Steady State $T_A = 25^{\circ}C$		PD	1.92	W
	t ≤ 5 s	1		3.3	
Continuous Drain	Steady	$T_A = 25^{\circ}C$	I _D	3.6	Α
Current (Note 2)		$T_A = 85^{\circ}C$		2.6	
Power Dissipation (Note 2)	State	$T_A = 25^{\circ}C$	PD	0.70	W
Pulsed Drain Current	t _p =	10 μs	I _{DM}	28	А
Operating Junction and Storage Temperature			T _J , T _{STG} –55 to 150		°C
Source Current (Body Diode) (Note 2)			۱ _S	3.0	А
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			ΤL	260	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
- Surface Mounted on FR4 Board using the minimum recommended pad size of 30 mm2, 2 oz Cu.




ON Semiconductor®

http://onsemi.com


V _{(BR)DSS}	R _{DS(on)} MAX	ID MAX (Note 1)
	35 mΩ @ 4.5 V	
30 V	45 mΩ @ 2.5 V	7.8 A
	55 mΩ @ 1.8 V	



N-CHANNEL MOSFET



PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping [†]			
NTLJS4159NT1G	WDFN6 (Pb-Free)	3000/Tape & Reel			

⁺For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

THERMAL RESISTANCE RATINGS


Parameter	Symbol	Max	Unit
Junction-to-Ambient - Steady State (Note 3)	$R_{ hetaJA}$	65	
Junction-to-Ambient – t \leq 5 s (Note 3)	$R_{ hetaJA}$	38	°C/W
Junction-to-Ambient - Steady State Min Pad (Note 4)	R_{\thetaJA}	180	

Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.127 in sq [2 oz] including traces).
 Surface Mounted on FR4 Board using the minimum recommended pad size (30 mm², 2 oz Cu).


MOSEET ELECTRICAL CHARACTERISTICS (T = 25° C unless otherwise noted)

Parameter	Symbol	Test Condition	ns	Min	Тур	Max	Unit	
OFF CHARACTERISTICS							-	
Drain-to-Source Breakdown Voltage	V _{(BR)DSS}	$V_{GS} = 0 V, I_D = 25$	50 μA	30			V	
Drain-to-Source Breakdown Voltage Temperature Coefficient	V _{(BR)DSS} /T _J	$I_D = 250 \ \mu A$, Ref to	0 25°C		20		mV/°C	
Zero Gate Voltage Drain Current	I _{DSS}		$T_J = 25^{\circ}C$			1.0	μΑ	
		$V_{DS} = 24 \text{ V}, V_{GS} = 0 \text{ V}$	$T_J = 65^{\circ}C$			1.0	_	
			$T_J = 85^{\circ}C$			5.0		
Gate-to-Source Leakage Current	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 8.0 V$				±100	nA	
ON CHARACTERISTICS (Note 5)								
Gate Threshold Voltage	V _{GS(TH)}	$V_{GS} = V_{DS}, I_D = 25$	50 μΑ	0.4	0.7	1.0	V	
Negative Gate Threshold Temperature Coefficient	V _{GS(TH)} /T _J				3.18		mV/°C	
Drain-to-Source On-Resistance	R _{DS(on)}	V _{GS} = 4.5, I _D = 2	.0 A		20.3	35	mΩ	
		V _{GS} = 2.5, I _D = 2	.0 A		25.8	45		
		V _{GS} = 1.8, I _D = 1.8 A			35.2	55		
Forward Transconductance	9 _{FS}	V _{DS} = 16 V, I _D = 2.0 A			5.3		S	
CHARGES, CAPACITANCES AND GA	TE RESISTAN	CE					-	
Input Capacitance	C _{ISS}	V _{GS} = 0 V, f = 1.0 MHz, V _{DS} = 15 V			1045		pF	
Output Capacitance	C _{OSS}				115.5			
Reverse Transfer Capacitance	C _{RSS}				45.3			
Total Gate Charge	Q _{G(TOT)}				12.1	13	nC	
Threshold Gate Charge	Q _{G(TH)}	$V_{GS} = 4.5 \text{ V}, V_{DS} = 15 \text{ V},$ $I_D = 2.0 \text{ A}$			1.2			
Gate-to-Source Charge	Q _{GS}				1.9		1	
Gate-to-Drain Charge	Q _{GD}				2.7			
Gate Resistance	R _G				3.65		Ω	
SWITCHING CHARACTERISTICS (No	ote 6)						-	
Turn-On Delay Time	t _{d(ON)}				6.8		ns	
Rise Time	t _r	V _{GS} = 4.5 V, V _{DD} =	15 V,		12.4		1	
Turn-Off Delay Time	t _{d(OFF)}	$V_{GS} = 4.5 \text{ V}, V_{DD} = 15 \text{ V},$ $I_{D} = 2.0 \text{ A}, \text{ R}_{G} = 3.0 \Omega$			26		1	
Fall Time	t _f				5.1			
DRAIN-SOURCE DIODE CHARACTE	RISTICS							
Forward Recovery Voltage	V _{SD}	V _{GS} = 0 V, IS = 2.0 A	$T_J = 25^{\circ}C$		0.71	1.2		
			T _J = 125°C		0.58		V	
Reverse Recovery Time	t _{RR}	$V_{GS} = 0 V, d_{ISD}/d_t = 100 A/\mu s,$ $I_S = 1.0 A$			15	35	ns	
Charge Time	ta				9.0			
Discharge Time	t _b				6.0			
Reverse Recovery Time	Q _{RR}				7.0		nC	


5. Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 6. Switching characteristics are independent of operating junction temperatures.




TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)





TYPICAL PERFORMANCE CURVES (T_J = 25°C unless otherwise noted)

















Figure 10. Diode Forward Voltage versus Current








TYPICAL PERFORMANCE CURVES ($T_J = 25^{\circ}C$ unless otherwise noted)

Figure 12. Thermal Response


PACKAGE DIMENSIONS

WDFN6, 2x2 CASE 506AP-01 ISSUE A




NOTES:

- DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
 DIMENSION b APPLIES TO PLATED TERMINAL AND
- IS MEASURED BETWEEN 0.15 AND 0.20mm FROM TERMINAL.
- COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.
 CENTER TERMINAL LEAD IS OPTIONAL. TERMINAL
- CENTER TERMINAL LEAD IS OPTIONAL TERMINAL LEAD IS CONNECTED TO TERMINAL LEAD # 4.
 PINS 1, 2, 5 AND 6 ARE TIED TO THE FLAG.



SOLDERMASK DEFINED MOUNTING FOOTPRINT



μCool is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and IIII are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons, and reasonable attorney fees andising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use persons and sensing out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized to applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

For additional information, please contact your local Sales Representative

NTLJS4159N/D